

**Electrical Characteristics** ( $V^+=5 V_{DC}$ ) (Note 3)

| Parameter                       | Conditions  | AS339N |     |           | Units        |
|---------------------------------|---|--------|-----|-----------|--------------|
|                                 |   | Min    | Typ | Max       |              |
| Input Offset Voltage            | (Note 7)  |        |     | $\pm 9$   | $mV_{DC}$    |
| Input Offset Current            | $I_{IN(+)} - I_{IN(-)}$ , $V_{CM}=0 V$  |        |     | $\pm 150$ | $nA_{DC}$    |
| Input Bias Current              | $I_{IN(+)}$ or $I_{IN(-)}$ with Output in Linear Range, $V_{CM}=0 V$ (Note 4) |        |     | 400       | $nA_{DC}$    |
| Input Common-Mode Voltage Range | $V^+=+30 V_{DC}$ (Note 5)   | 0      |     | $V^+ - 2$ | $V_{DC}$     |
| Saturation Voltage              | $V_{IN(-)}=1 V_{DC}$ , $V_{IN(+)}=0$ ,<br>$I_{SINK} \leq 4 mA$                |        |     | 700       | $mV_{DC}$    |
| Output Leakage Current          | $V_{IN(-)}=0$ , $V_{IN(+)}=1 V_{DC}$ ,<br>$V_O=30 V_{DC}$                     |        |     | 1.0       | $\mu A_{DC}$ |

**Note 1:** Short circuits from the output to  $V^+$  can cause excessive heating and eventual destruction. When considering short circuits to ground, the maximum output current is approximately 20 mA independent of the magnitude of  $V^+$ .

**Note 2:** This input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistors becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the comparators to go to the  $V^+$  voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This is not destructive and normal output states will re-establish when the input voltage, which was negative, again returns to a value greater than  $-0.3 V_{DC}$  (at  $25^\circ C$ ).

**Note 3:** AS339N temperature specifications are limited to  $0^\circ C \leq T_A \leq +70^\circ C$ .

**Note 4:** The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the reference or input lines.

**Note 5:** The input common-mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3 V. The upper end of the common-mode voltage range is  $V^+ - 1.5 V$  at  $25^\circ C$ , but either or both inputs can go to  $30 V_{DC}$  without damage, independent of the magnitude of  $V^+$ .

**Note 6:** The response time specified is a 100 mV input step with 5 mV overdrive.

**Note 7:** At output switch point,  $V_O \approx 1.4 V_{DC}$ ,  $R_S = 0 \Omega$  with  $V^+$  from  $5 V_{DC}$  to  $30 V_{DC}$ ; and over the full input common-mode range ( $0 V_{DC}$  to  $V^+ - 1.5 V_{DC}$ ), at  $25^\circ C$ .

**Low Power Low Offset Quad Comparator****General Description**

The AS339N series consists of four independent precision voltage comparators with an offset voltage specification as low as 2.0 mV max for all four comparators which were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage. These comparators also have a unique characteristic in that the input common-mode voltage range includes ground, even though operated from a single power supply voltage. Application areas include limit comparators, simple analog to digital converters; pulse, squarewave and time delay generators; wide range VCO; MOS clock timers; multivibrators and high voltage digital logic gates. The AS339N series was designed to directly interface with TTL and CMOS. When operated from both plus and minus power supplies, the AS339N series will directly interface with MOS logic where their low power drain is a distinct advantage over standard comparators.

**Advantages**




- High precision comparators.
- Reduced  $V_{OS}$  drift over temperature.
- Eliminates need for dual supplies.
- Allows sensing near ground.
- Compatible with all forms of logic.
- Power drain suitable for battery operation.

**Features**

- Wide single supply  
Voltage range .....  $2.0 V_{DC}$  to  $36 V_{DC}$   
or dual supplies .....  $\pm 1.0 V_{DC}$  to  $\pm 18 V_{DC}$
- Very low supply current drain (0.8 mA) – independent of supply voltage.
- Low input biasing current ..... 25 nA
- Low input offset current .....  $\pm 5 nA$   
and offset voltage .....  $\pm 2 mV$
- Input common-mode voltage range includes GND.
- Differential input voltage range equal to the power supply voltage.
- Low output saturation voltage ..... 250 mV at 4 mA
- Output voltage compatible with TTL, DTL, ECL, MOS and CMOS logic systems.



### Connection Diagram Dual-in-Line Package



**Schematic Diagram**  
(Each Comparator)

### Absolute Maximum Ratings

|   |   |
|---|---|
| Supply Voltage, $V^+$                             | $36 V_{DC}$ or $\pm 18 V_{DC}$                  |
| Differential Input Voltage range (either input)   | $36 V_{DC}$                                     |
| Input Voltage                                     | $-0,3 V_{DC}$ to $+36 V_{DC}$                   |
| Input Current ( $V_{IN} < -0,3 V_{DC}$ ) (Note 2) | 50 mA   |
| Power Dissipation Plastic DIP                     | 500 mW  |
| Output Short-Circuit to GND (Note 1)              | Continuous                                      |
| Operating Temperature Range                       | $0^{\circ}\text{C}$ to $70^{\circ}\text{C}$     |
| Storage Temperature Range                         | $-65^{\circ}\text{C}$ to $+150^{\circ}\text{C}$ |
| Lead Temperature (Soldering, 10 seconds)          | $260^{\circ}\text{C}$                           |



### Electrical Characteristics

$T_{amb}=25^{\circ}\text{C}$ ,  $V^+=+5,0 V_{DC}$ , unless otherwise stated

| Parameter                       | Conditions   | AS339N |           |            | Units                                |
|---------------------------------|--|--------|-----------|------------|--------------------------------------|
|                                 |  | Min    | Typ       | Max        |                                      |
| Input Offset Voltage            | (Note 7)   |        | $\pm 2,0$ | $\pm 5,0$  | $\text{mV}_{DC}$                     |
| Input Bias Current              | $I_{IN(+)}$ or $I_{IN(-)}$ with Output in Linear Range, $V_{CM}=0 V$ (Note 4)                              |        | 25        | 250        | $\text{nA}_{DC}$                     |
| Input Offset Current            | $I_{IN(+)} - I_{IN(-)}$ , $V_{CM}=0 V$   |        | $\pm 5$   | $\pm 50$   | $\text{nA}_{DC}$                     |
| Input Common-Mode Voltage Range | $V^+=30 V_{DC}$ (Note 5)   | 0      |           | $V^+-1,5$  | $V_{DC}$                             |
| Supply Current                  | $R_L = \infty$ on all Comparators, $R_L = \infty$ , $V^+=36 V_{DC}$  |        | 0,8<br>1  | 2,0<br>2,5 | $\text{mA}_{DC}$<br>$\text{mA}_{DC}$ |
| Voltage Gain                    | $V^+=15 V_{DC}$ , $R_L \geq 15 \text{ k}\Omega$<br>$V_O=1 V_{DC}$ to $11 V_{DC}$                           | 50     | 200       |            | $\text{V/mV}$                        |
| Large Signal Response Time      | $V_{IN}=\text{TTL Logic Swing}$ , $V_{REF}=\pm 1,4 V_{DC}$ , $V_{RL}=5 V_{DC}$ , $R_L=5,1 \text{ k}\Omega$ |        | 300       |            | ns                                   |
| Response Time                   | $V_{RL}=5 V_{DC}$ , $R_L=5,1 \text{ k}\Omega$ (Note 6)   |        | 1,3       |            | $\mu\text{s}$                        |
| Output Sink Current             | $V_{IN(-)}=1 V_{DC}$ , $V_{IN(+)}=0$ , $V_O \leq 1,5 V_{DC}$   | 6,0    | 16        |            | $\text{mA}_{DC}$                     |
| Saturation Voltage              | $V_{IN(-)}=1 V_{DC}$ , $V_{IN(+)}=0$ , $I_{SINK} \leq 4 \text{ mA}$  |        | 250       | 400        | $\text{mV}_{DC}$                     |
| Output Leakage Current          | $V_{IN(-)}=0$ , $V_{IN(+)}=1 V_{DC}$ , $V_O=5 V_{DC}$  |        | 0,1       |            | $\text{nA}_{DC}$                     |